Abstract-A method for sampling Fourier sparse signals for efficient implementation of analog-to-information converters is proposed. The solution reconstructs Nyquist rate high-resolution signal from Nyquist rate low-resolution and sub-Nyquist rate high-resolution samples. For implementation, an architecture based on customized reconfigurable successive approximation register analog-to-digital converter is proposed, simulated, and demonstrated. The power consumption with a 90-nm CMOS process is less than 26 µW with 1-Msample/s rate in reconfigurable 3/10-bit mode. The number of floating point operations per second needed for signal recovery is less than 2% required by the orthogonal matching pursuit algorithm. The functionality of the solution has been verified with an experimental system.
hungry. For example, in [13] and [14] , 202-and 24-mW power dissipations are reported for recovery rates of only 11.1 Msample/s and 400 Ksample/s, respectively. In [13] , the estimated power consumption for a 40-Gsample/s recovery system is over 110 W, with an estimated chip area of 80 mm × 80 mm. Clearly, the reconstruction algorithms demand lots of digital resources and power for realtime implementations [9] , while energy efficiency is vital for mutually communicating battery powered devices. In some works, for instance [15] , to circumvent the computationally costly complete CS recovery, the features of interest of a signal are extracted directly from compressed data.
In this contribution, a new sparse signal acquisition scheme is considered which utilizes interplay between sub-Nyquist rate high-resolution and Nyquist rate low-resolution samplings. We demonstrate the general approach with 3-bit Nyquist and 10-bit sub-Nyquist rate random samplings. In comparison to compressed sensing, the method is shown to provide for energy savings in the digital back end, with minor sacrifice in the analog front-end.
II. BACKGROUND
In this section, the CS theory is briefly reviewed against a typical, nonuniform sampler (NUS) AIC approach.
A. Compressive Sensing
The CS theory provides a framework for acquisition and recovery of sparse signals with a significantly reduced number of required samples. A length -N signal X ∈ R N×1 is called K -sparse, if only K out of its N elements are nonzero in some basis [8] . An incomplete set of M measurements Y M×1 are obtained by multiplying vector
The number of measurements M can be much smaller than the number of the signal elements N (M N). Since (1) is an underdetermined system, an infinite number of solutions exist for X. Based on the sparsity assumption, an estimateX can be recovered by solving the l 1 -norm minimization problem [8] 
If the input signal X does not have a sparse representation in the sampling domain, while it has a sparse representation α in a transform domain (α = X), the recovery problem can be modified to solve forα instead, as follows:
Onceâ is known,X can be recovered throughX = −1â . Incoherence of and matrices is essential for exact recovery, requiring to be random [8] to make each measurement a unique linear combination of elements of X. 
B. Nonuniform Sampler
NUS is a typical AIC, first proposed in [8] with first implementation presented in [9] . Fig. 1 depicts a typical block diagram of the AIC. It consists of an ADC, which is driven by a pseudorandom clock and a digital processor, which performs CS recovery to reconstruct the original signal from the incomplete set of random samples. The NUS AIC can be assumed as a conventional Nyquist rate ADC, which randomly discards some of the uniformly taken samples. Using the NUS architecture, Fourier domain sparse signals can be subsampled and recovered.
The major advantage of AICs is their capability of sub-Nyquist sampling. However, this is at the cost of power dissipation in the digital recovery process. To obviate this problem, we propose an approach that by sacrificing slightly the energy consumptions of the analog front end, substantial savings in the digital back end are achieved. In Section IV, an experimental NUS AIC is used for verifying the simulation results. Fig. 2 illustrates the proposed architecture, that augments the conventional AIC with a low-resolution ADC, a 3-bit version in our example. The high-resolution sub-Nyquist rate path samples the Fourier domain sparse signal X through the measurement matrix , and maps it to vector Y . The low-resolution Nyquist rate path detects most nonzero coefficients of the spectrum with the computationally simple Periodogram algorithm [16] , [17] for removal from the CS recovery process. As a result, the reconstruction problem is transformed into solving an overdetermined system with a few unknowns. The nonzero coefficients and their corresponding columns are gathered into matrix A, which is ×. This problem is efficiently solved through l 2 -norm minimization, providing the actual values of nonzero coefficients. Finally, the removed coefficients, that are known to be zero, are substituted into their places. Note that, in Section IV-B, for transistor level implementation, we merge the ADC into an NUS AIC.
III. PROPOSED ARCHITECTURE

Algorithm 1 The Proposed Recovery Procedure
Step 1. Find K largest (S < K M) FFT coefficients of the X ADC (S is sparsity degree)
Step 2. Except for columns corresponding to the locations of K largest coefficients, remove all columns of the A M×N matrix and assume the resultant matrix as A M×K
Step 3. Find the a through solving the following via the l 2 -norm minimization
Step 4. Substitute the removed zero coefficients, expanding α K ×1 to full-length recovered signal,α N×1 
A. Recovery Algorithm for the Proposed Architecture
In Algorithm 1, X ADC refers to the signal acquired by the lowresolution ADC, and A to × matrix. The proposed algorithm recovers the signal in four steps. First, the locations of the possible nonzero coefficients in the spectrum are detected. Then, the detected zero coefficients are removed from the equation of the recovery system, with the recovery problem becoming an overdetermined one. Finally, the solution is obtained through l 2 -norm minimization [18] .
IV. RESULTS AND DISCUSSION
The proposed architecture was simulated in MATLAB with the above recovery algorithm. Then, transistor level simulation of successive approximation register (SAR) ADC/NUS was carried out. Finally, a demonstration system was setup using off-the-shelf components.
A. Computational Complexity of Recovery Algorithms
The computational complexity of the proposed recovery method was compared against two CS algorithms: basis pursuit (BP) [18] and orthogonal matching pursuit (OMP) [7] . The complexity of the FFT-based periodogram is O(NlogN) [17] , for sorting 1 it is O(K N) [19] , [20] , and for Step 
The overall computational complexity is used [21] . Fig. 3 shows the FLOP counts by BP, OMP, and the proposed method. The data for recovering are a sparse signal of length N = 1024 for different number of measurements M. We chose the number of potential nonzero coefficients K , to be equal to 10% of the number of measurements M(K = 0.1 M). For the proposed method, Fig. 3 demonstrates a significantly lower FLOP counts than for BP and OMP.
In MATLAB simulation, as well as HSPICE hardware simulation, and the final practical verification, a sum of three sinusoids with frequencies 100, 250, and 450 KHz was fed to the ADC as a sparse signal.
To evaluate the recovery algorithms for communication sensing, uniformly distributed wideband noise was injected into the input. Fig. 4 shows the SNRs of reconstructed results as a function of input SNRs. Notice that the bit rate of the proposed approach is twice the rate fed to BP and OMP algorithms.
Furthermore, for transmission purposes in sensor network applications, smaller average rates of bit per sample can be captured, through reducing number of high-resolution samples, while the SNR of recovery, according to simulations, is maintained approximately at the same level. Fig. 5 depicts simulation results for recovery of a sparse signal in different bit per sample rates through the proposed method and CS method.
We have demonstrated the performance for 3-and 10-bit sampling precisions, selected as examples of low-and high-precision ADCs. The choice of M/N ratio depends on the characteristics of the application signals. With higher M/N ratios both the CS and our scheme reach higher SNRs, but the cost is increased power consumption.
B. Hardware Design and Simulation
Since both the ADC and NUS AIC observe the same signal and only differ by resolutions, they were merged into a reconfigurable ADC. For the ADC SAR approach was selected due to its simplicity [22] . Binary-weighted capacitive [23] array digital-to-analog converter (DAC) with attenuation capacitor is employed to convert the digital numbers of the SAR logic to analog signal, with minor modification for dual-mode operation. The details and considerations of the unit capacitor in the DAC capacitor array as well as the SAR logic are similar to [24] . Fig. 6 presents the block diagram of the fully differential dual-mode SAR ADC, which consists of a comparator, digital control logic, and capacitive DAC. The sampling of the amplified input signal is done by DAC itself. The NUS mode sampling clock (SMP_NUS) is generated from Nyquist mode sampling clock (SMP_Nyq.). The introduced comparator or in [25] is utilized for dual-mode operation.
The ADC operates in two modes based on the random clock generator [26] output. Here, 25% (M = N/4) of the input samples are converted in 10-bit sub-Nyquist rate NUS mode and the rest 75% in the 3-bit Nyquist rate mode. That is, high-resolution nonuniform samples are collected on the Nyquist sampling grid skipping randomly (N − M) time instants, and the rest of the samples are collected in the 3-bit mode, to reduce the average sampling-quantization rate. The 10-and 3-bit samples are complementary and cover the whole Nyquist sampling grid. For generating the random clock, a linear-feedback shift register (LFSR) consisting of R flip-flops [27] is used (R must at least be 10 to ensure that the repeated pattern of sampling clock over the sampling window of 1024 samples is random [27] ). To set the ratio between the NUS and the Nyquist rate sampling, LFSR has been designed to generate a random bit stream with adjustable, unequal distribution of ones and zeros (Fig. 7) .
The output of the LFSR is an R-bit integer that is compared to a threshold, determining the distribution of 1 s and 0 s. The hardware for the proposed scheme was designed using a 90-nm CMOS process. The simulations with HSPICE were carried out with 1-MS/s sampling rate in Nyquist rate mode. The SNR of the recovered signal was above 55 dB, essentially the same as in behavioral simulations. The HSPICE simulation results showed average power consumption of less than 26 μW with 1-V power supply. This is somewhat higher than the 18-μW dissipated by the 10-bit NUS alone. However, due to the noise and linearity requirements relaxation in the 3-bit operation mode, this difference can be reduced, too. Supply voltage scaling [28] can also be used to further reduce the energy-per-conversion.
C. Power Analysis of Analog Front End
We analyzed the power of the proposed architecture based on power estimations for NUS. Briefly, the power consumption of the ADC can be expressed as [13] , [29] 
Since, an NUS is basically an ADC with nonuniform sampling behavior, its power consumption equation is almost the same as with ADC. The difference is multiplication of the first term by factor of M/N, as the average NUS sample rate is M/N (M random samples in each N sample window). So, for the NUS AIC, we have
The power of the analog front end of the proposed structure is the sum of power consumption for an AIC and a low-resolution (3 bits) ADC. Hence, based on the above, we get P proposed = P AIC,sys + P ADC,sys = P AIC,sys
Depending on the AIC type, the power estimate of the respective AIC is substituted into the above equation. In case the AIC is an NUS, the result becomes P Front−end,sys = P AIC,sys + P ADC,sys Since the implementation here is in fact a dual-mode reconfigurable ADC (ADC and NUS share samples), the power is further saved and is
The power consumption compared to an NUS is higher, but still lower than the power consumption of an equivalent ADC.
D. Experimental Results
An implementation for a verification of the proposed architecture was carried out based on STM ARM Cortex-M4 microcontroller. This chip was selected due to its three independent programmable 12-bit, 1-MS/s SAR ADCs and a random number generator unit [30] . The firmware was written to emulate a low-resolution Nyquist rate ADC and an NUS AIC. Fig. 8 shows the setup.
A sparse signal same as the previous section was generated through summing outputs of three signal generators. An op-amp used as an analog adder and buffer. The same lengths of 1-MS/s rate of the signal were collected as random nonuniform 10 bits and uniform Nyquist rate 3-bit samples and recovered. The experimental implementation, subjected to the nonidealities of the real world, resulted in the reconstructed signal with slightly above 50-dB SNR. Table II compares the results of HSPICE simulations of the proposed architecture to other AIC solutions. Since computational cost of our method grows linearly, we can capture longer windows, therefore, the solution is more robust against spectral leakage. However, the downside of the method is that the minimum amplitude of each frequency bin should be high enough to be detectable through the spectrum sensing algorithms. Admittedly, the power consumption of our AIC solution is not the lowest one in Table II , but the primary intention has been in showing the efficient reconstruction with the proposed scheme. That is achieved at a moderate overhead in the analog part. Moreover, the proposed method can be integrated to other AICs such as the random demodulator AIC architecture proposed by Guo et al. [33] , to push their efficiency further. The applications of the proposed methods are in two scenarios. First, it can be used for wideband sparse spectrum sensing and recovery. In this case, there is no communication cost, and getting the low-resolution version of data only adds slightly to power consumption of analog front end. The second application is in sensor networks where commonly the signal needs to be compressed to be transmitted from a battery powered sensor node to another, and the received signal needs to be reconstructed there. The proposed method saves power during the sampling, and potentially reduces the need for additional digital compression. We have shown that the proposed approach is capable of recovery with the same average bit per sample rate as CS methods, with tolerable loss in reconstruction quality.
E. Discussion
V. SUMMARY
The computational cost of the proposed architecture for sparse signal acquisition is small in comparison to compressed sensing recovery algorithms. It can be an alternative for applications with energy dissipation of computing as a crucial factor. Nevertheless, the power consumption in the analog front end increases slightly due to adding a low-resolution ADC. The proposed reconfigurable implementation is flexible, combining a random sampler SAR ADC/NUS with an adjustable output distribution random clock generator. The functionality of the approach has been demonstrated with HSPICE together with a practical implementation.
